This is the interface to the code that implements the hardware-specific low-level functionality of an SPI master.